CICC EDUCATIONAL SESSION - Low-Spur PLL Architectures and Techniques - Mike Shuo-Wei Chen
ES2-3
Low-Spur PLL Architectures and Techniques
Mike Shuo-Wei Chen, University of Southern California
One key design objective of a frequency synthesizer is to minimize the spurious tones, as they can degrade the overall jitter performance or cause other unwanted system-level impairments. In this tutorial, we will examine the sources of the spurious tone generation in different PLL architectures and operation modes. We will overview several design techniques to mitigate the spurious tones. Lastly, we will go over several real PLL design examples that demonstrate low-spur performances.
Watch video CICC EDUCATIONAL SESSION - Low-Spur PLL Architectures and Techniques - Mike Shuo-Wei Chen online without registration, duration hours minute second in high quality. This video was added by user IEEE Solid-State Circuits Society 22 November 2021, don't forget to share it with your friends and acquaintances, it has been viewed on our site 6,748 once and liked it 118 people.